The paper presents a heuristic algorithm for the minimization of i.e., 
Introduction
Mainstream logic synthesis concentrates on two extremes: two-level logic and unrestricted multi-level logic. The former has been studied in great depth both from the theoretical and practical viewpoint, resulting in exact and heuristic automatic minimizers of industrial quality, such as ESPRESSO [2] . For the latter we do not have yet a complete exact characterization, but a robust theory of algebraic and Boolean division triggered the development of efficient heuristic tools, such as SIS [13] .
In-between there are interesting restricted forms of multi-level logic, of which three-level logic attracted the attention of many researchers, as surveyed in [4] . Here we continue the investigation of three-level EXOR-AND-OR forms, introduced in [9, 4] . They are a direct generalization of AND-OR forms, obtained generalizing cubes to pseudocubes where literals in cubes may be replaced by EXOR factors in pseudocubes. Pseudocubes have been shown in [4] to correspond to affine spaces over the Boolean vector space , . The repeated union of pseudocubes yields prime pseudocubes, an extension of primes for SOP; once prime pseudocubes are computed, exact minimization of EXOR-AND-OR forms is reduced to the solution of a covering table, as in case of SOP forms. To be technologically feasible, EXOR-AND-OR forms are restricted to EXOR factors with at most literals. In this paper we will discuss only forms with , called 2-SPP forms [5] .
Although exact methods for SPP minimization perform well on many examples [4, 5] , they are not affordable for all industrial benchmarks, therefore we must give up exact minimization for heuristic one, mirroring what has been done for SOP minimization [11, 2] . In SOP heuristic minimization the solution of the covering table is replaced by the iteration of a sequence of EXPAND, IRREDUNDANT COVER, REDUCE operations: EXPAND replaces each implicant in the cover with a largest prime containing it and eventually other cubes of the cover (or parts of them); IR-REDUNDANT COVER removes a maximal set of redundant implicants; REDUCE replaces each prime implicant by a smallest implicant that covers all the relatively essential vertices of the prime implicant (the vertices not contained in any other cube of the given representation). These operations are performed heuristically, i.e., the order of expanding and reducing implicants matters with respect to the final quality. The REDUCE operation is an uphill move which adds literals and enables the optimization process to climb out of a local minimum and move closer to the global minimum during the next EXPAND and IRREDUN-DANT steps. Both the EXPAND and IRREDUNDANT operations remove literals or cubes. Iterating the ESPRESSO loop on a given representation yields a final representation that satisfies primality and irredundancy and whose cost is at a local minimum. ESPRESSO guarantees also that the final cover is fully testable. This is easy for single-output functions for which a prime and irredundant cover is fully testable for all single stuck-at faults. For multi-output functions the result is obtained by applying an iterative procedure, MAKE SPARSE, that makes each output function prime and irredundant separately.
In this paper we present a heuristic minimization procedure for 2-SPP forms based on the iteration of a suite of operations that generalize the expansion-irredundantreduction cycle of heuristic SOP minimization. In particular we introduce the operations MERGE, EXOR-EXPAND that are specific to the 2-SPP forms and then we describe the iterative loop to improve the solution. The proposed procedure has been implemented with good results on industrial benchmarks, enabling us to minimize 2-SPP forms for which we cannot afford to compute an exact solution.
Beside synthesis, testability is a major aspect of the design process. In this paper the testability of the -SPP forms derived from our heuristics is studied from a theoretical point of view under the Stuck-At Fault Model (SAFM). In [6] is shown that a 2-SPP network minimal with respect to the number of literals is fully testable under the SAFM. The proof of full testability presented in [6] exploits the properties of a minimal network (i.e., primality, irredundancy and minimality w.r.t. the number of literals), where minimal means that it is a 2-SPP network representing the function with the minimum number of literals (and there may be more than one with such minimum number of literals). In this paper we prove that primality and minimality are not necessary for guaranteeing full testability. Indeed weaker properties are sufficient for obtaining fully testable 2-SPP networks. Therefore we introduce the notion of AND-irredundancy and EXOR-irredundancy to prove that our heuristic algorithm yields fully testable solutions although we cannot guarantee their minimality.
Preliminaries
Stuck-at Fault Model (SAFM) Let be any combinational logic circuit over a fixed library. A fault in the SAFM [3] causes exactly one input or output pin of a node in to have a fixed constant value (0 or 1) independently of the values applied to the primary inputs of the circuit. In the following we simply speak of stuck-at-(s-a-) and stuck-at-(s-a-) faults.
The construction of complete test sets requires the determination of the faults which are not testable (= redundant), even though it is easy to see that in general the detection of redundancies is coNP-complete. Redundancies have further unpleasant properties: they may invalidate tests for testable faults and often correspond to locations of the circuit where area is wasted [3] . For this, synthesis procedures which result in non-redundant circuits are desirable.
A node in is called fully testable, if there does not exist a redundant fault with fault location . If all nodes in are fully testable, then is fully testable.
2-SPP Networks
In this paragraph we recall some basic definition from [4, 5] . In a Boolean space described by variables , , , , a -EXOR factor is an EXOR with at most variables, one of which possibly complemented (an EXOR with just one literal corresponds to the literal itself). Given two Boolean variables , all the possible -EXOR factors are essentially , , , , and (in fact, , and ). A -pseudoproduct is a product of -EXOR factors; and a -SPP form is a sum of -pseudoproducts. Apseudoproduct of a Boolean function is prime iff no other -pseudoproduct of exists such that . Observe that, unlike products, is not always obtained from by deleting one or more factors (for more details see [9, 4] ). For example, the 2-pseudoproduct is contained, among others, not only in , but also in and . A set of points whose characteristic function can be represented as a -pseudoproduct is a -pseudocube. This is a generalization of the concept of cubes. A SOP form is a particular -SPP form where each EXOR factor contains only one literal. In the space the number of different -EXOR factors with exactly literals is . Thus in the worst case, -SPP forms require a quadratic number of different -EXOR gates. The -SPP synthesis problem can be stated as: given a set of points in the Boolean space , find its minimal cover composed of -pseudocubes, where a minimal cover is represented by a sum of -pseudoproducts with the minimum number of literals or with the minimum number of -pseudoproducts. For example consider the function represented by the Karnaugh map in Figure 1 , the following 2-SPP cover is a minimal expression with respect to -pseudoproducts:
Remark 1 In [7] the authors consider a 2-input EXOR gate as . Thus the cost in literals of a 2-input EXOR gate is 4, when it is introduced for the first time in the network, while the cost of new 2-input AND and OR gates is 2. This is also proportional to the number of tran
. The 2-SPP circuit representation is on the right side of the figure. On the other hand, a 2-SPP form minimal with respect to the number of literals is . Finally, a minimal SOP form of such function is . In [5] a -SPP minimization algorithm is proposed. A minimal -SPP form is generated by choosing a minimal subset of prime -pseudoproducts that covers the original function.
2-SPP Fully Testable Networks
A 2-SPP network minimal with respect to the number of literals is fully testable under the SAFM [6] . The proof of full testability presented in [6] exploits three properties of the network: primality, irredundancy and minimality w.r.t. the number of literals. In this section we prove that primality and minimality are not necessary for guaranteeing full testability. Indeed weaker properties are sufficient for obtaining fully testable 2-SPP networks. Since minimality is no longer necessary, we can then design testing-oriented heuristics. Let be a Boolean function. A 2-pseudoproduct in is AND-irredundant if deleting any factor from it, the resulting 2-pseudoproduct is no longer contained in . A 2-SPP cover for is AND-irredundant iff it is composed by AND-irredundant 2-pseudoproducts.
Note that when a 2-pseudoproduct is indeed a product, this definition coincides with the notion of primality for products. As already pointed out in Section 2, the primality of 2-pseudoproducts is a stronger property than ANDirredundancy. As for SOP forms, a 2-SPP form is irredundant if deleting any 2-pseudocube from the expression, the function changes. For SOP forms primality and irredundancy are sufficient for proving the full testability of the expressions under the SAFM. We will show that the full testability of 2-SPP forms is guaranteed by AND-irredundancy, irredundancy and the following additional property. We can observe that the AND-irredundancy guarantees that the deletion of a factor in any 2-pseudoproduct changes the function, as well as irredundancy guarantees that the deletion of any 2-pseudoproduct changes the function. In an analogous way, the EXOR-irredundancy guarantees that the deletion of any literal in an EXOR factor changes the function: e.g., suppose on the contrary that and , then can be replaced by , i.e., literal can deleted without changing the function.
An irredundant, AND-irredundant and EXOR irredundant 2-SPP form is called OR-AND-EXOR-irredundant. Finally we have the following results (see [1] for the proofs):
Theorem 1 OR-AND-EXOR-irredundant 2-SPP forms are fully testable.

Theorem 2 2-SPP forms minimal w.r.t. the number of literals are OR-AND-EXOR irredundant.
2-SPP Heuristics
The major problem with 2-SPP forms is the huge minimization time required for their exact synthesis (see Section 5). To overcome this problem, in this section we describe a heuristic algorithm for the synthesis of OR-AND-EXOR-irredundant 2-SPP forms. In this way we sacrifice the minimality of the forms to obtain reduced synthesis time, but experiments show that the overhead is very small, and theoretical results show that we still obtain fully testable networks. The basic operations used by our minimization algorithm are direct generalizations of classical two-level heuristic minimization (see [2, 8, 12] ). Our basic operations are listed below. While some are straightforward generalizations from previous approaches, the new operators are described in detail in the following sections.
MERGE replaces two adjacent 2-pseudoproducts, contained in the cover, by their union.
EXPAND tries to remove each literal of a 2-pseudoproduct in order to obtain a smaller cover of the function.
EXOR-EXPAND tries to remove each EXOR fac-
tor of a 2-pseudoproduct in order to obtain a smaller cover of the function. Otherwise it tries to replace with , ,
. Observe that the cover obtained with EX-PAND and EXOR-EXPAND is EXOR-irredundant and AND-irredundant but not necessarily prime.
IRREDUNDANT deletes redundant 2-pseudoproducts from a given cover. This operation guarantees the irredundancy of the cover.
REDUCE takes a 2-pseudoproduct and reduces the set it represents by adding some literal to .
It is easy to see that the EXPAND and EXOR-EXPAND operations guarantee the AND-irredundancy of the obtained expression, while IRREDUNDANT guarantees the irredundancy. We will later explicitly show that the EXOR-EXPAND operation also guarantees the EXORirredundancy.
MERGE
MERGE intuitively replaces two adjacent 2-pseudoproducts of the same cover by their union. To implement MERGE we need the notion of adjacency of 2-pseudoproducts. We first recall some definitions.
The structure of a 2-pseudoproduct is the 2-pseudoproduct without complementation. Given a 2-pseudoproduct we call literal part of the product of single literals in it, while the EXOR part is the remaining product of 2-EXORs. For example the structure of the 2-pseudoproduct is , its literal part is and its EXOR part is .
Definition 2 Two 2-pseudoproducts with the same structure are adjacent (1) if their EXOR parts are identical, or (2) if their literal parts are identical and the EXOR parts differ in complementation only on some EXOR factors all having a variable in common.
Example 1 Consider the following 2-pseudoproducts having the same structure:
The We can always merge two adjacent 2-pseudoproducts and as follows:
and differ in their literal parts. Let be the variable with the lowest index that has different complementation in and , and let be the 2-pseudoproduct where is complemented. The union of and is obtained from by deleting , and substituting each literal , having different complementation in and , with .
Case 2:
and differ in their EXOR parts. Let be the common variable in the EXOR factors with different complementation, and let , , be the variable with the lowest index in these EXOR factors. Let be the 2-pseudoproduct where is complemented. The union of and is obtained from by deleting , and substituting each EXOR factor , having different complementation in and , with . For example consider the 2-pseudoproducts of Example 1. The union of and is given by
The union of and is Observe that in the first case the union has less factors, but its EXOR part increases, while in the second case some EXOR factors change, but their number decreases.
Since in many technologies EXOR gates are expensive, the union is not always convenient. By counting the number of literals as explained in Remark 1, we can state: Our heuristic algorithm performs the union only when it is convenient according to the previous considerations. It is important to notice that the choice of not merging two 2-pseudoproducts does not change the testability of the obtained network.
Theorem 3 Let be a 2-SPP cover for a function , let and be two adjacent 2-pseudoproducts in , and
EXOR-EXPAND
The operation EXOR-EXPAND tries to remove each EXOR factor of a 2-pseudoproduct in order to obtain an AND-irredundant (and smaller) cover of the function. If an EXOR factor can not be removed without changing the function, EXOR-EXPAND tries to replace with , , , or in order to guarantee the EXOR-irredundancy of the 2-pseudoproduct. Note that EXOR-EXPAND does not subsume the EXPAND operation. For example, consider the 2-SPP cover of the function in Figure 1 . Since we cannot remove from the 2-pseudoproduct without changing the function, we try to replace it with , , , or . Observe that we can replace with without changing the function. The resulting 2-SPP form is now EXOR-irredundant. In general, if cannot be changed with , , , or , without changing the function, it means that is EXOR-irredundant, as stated in in the following
Proposition 1 After the application of EXOR-EXPAND the resulting 2-SPP is EXOR-irredundant.
Heuristic Algorithm
We now present a simple heuristic algorithm based on the previous operators. The input to the algorithm is a cover of the function. The loop consists of successive calls to MERGE, EXPAND, EXOR-EXPAND and IR-REDUNDANT. The cost is measured after the cover is made irredundant. A new cycle tries to further minimize the cover calling first the REDUCE operator in order to escape from a local minimum. The overall structure of our heuristic algorithm is shown in Figure 2 . Observe that the successive calls to the operators MERGE, EXPAND, EXOR-EXPAND and IRREDUN-DANT guarantee the EXOR-AND-OR-irredundancy of the resulting cover. Therefore, by Theorem 1, we can conclude that the 2-SPP forms minimized with our heuristics are fully testable.
Finally, note that the cycle EXPAND, EXOR-EXPAND and IRREDUNDANT is sufficient for the synthesis of 2-SPP networks. The MERGE operator is a useful local optimization to replace pair of adjacent 2-pseudoproducts in the cover with their more cost-advantageous union. We have implemented the heuristic algorithm, and the experimental results are shown in the next section.
Experimental Results
In this section experimental results for the 2-SPP synthesis heuristics are reported. The methods described above have been implemented in C, using the CUDD library for BDDs and ZDDs [10] . In particular, we have used BDDs to represent Boolean functions and perform the Boolean operations required by the EXPAND, EXOR-EXPAND and IRREDUNDANT procedures. We MByte of main memory. The input benchmarks are PLAs taken from LGSynth93 [14] . We have compared the performances of our heuristics with those of the exact algorithms for 2-SPP and SOP synthesis. The exact 2-SPP forms have been optimized using the tools described in [5] , while the SOP forms have been derived using ESPRESSO EXACT. The comparison of synthesis times and network costs are shown in Table 1 . The cost is measured according to the CMOS metric described in Remark 1. As expected, the cost of our heuristic solution is still smaller than the SOP costs, but larger than the cost of the optimal exact 2-SPP forms. However the synthesis time is widely reduced with respect to the exact 2-SPP minimization time on average. We have noticed that the synthesis time of the heuristic algorithm is larger than the exact synthesis time only for functions easy to minimize in the 2-SPP framework.
Our main experimental result consists in the synthesis of new difficult benchmarks in 2-SPP form. This is shown in Table 2 , where we compare area, delay and synthesis time of 2-SPP and SOP forms for some benchmarks whose exact 2-SPP form is not known. To this aim we have run our experiments using the SIS system with the MCNC library for technology mapping. Note how areas and delays of the 2-SPP networks are always smaller than those of the corresponding SOP networks, with the exception of al2 for the delay. From the last row of Table 2 we can observe that the total area of the 2-SPP circuits is about one half of the total area of the SOP forms. On the other hand, since two-level minimization is easier than multilevel synthesis the computational time for the synthesis of SOP forms is much less than the one for the synthesis of 2-SPP forms. To save space we only report costs in Table 1 and mapped areas in Table 2 , as reliable indicators of our experiments.
We have finally conducted a testability analysis, under the SAFM, of the 2-SPP networks obtained with our heuristic, using SIS [13] . As already predicted by our theoretical results, the synthesized 2-SPP networks have no redundancies.
Conclusions
We presented a heuristic minimization procedure for 2-SPP forms based on the iteration of a suite of operations that generalize to 2-SPP forms the expansion-irredundantreduction cycle of heuristic SOP minimization, generating by construction a cover that is fully testable for single stuckat faults. Future work includes addition of new techniques to escape from local mimina, an extension to multiple-output functions, and the investigation of multi-fault testability.
